1/50



FIG. 1

FIG. 2

FIG. 3



FIG. 3a

4/50



FFFFFFFF

I/O Devices

Boot Program

80000008 — MPU Hardware Reset
80000004 — IOP Hardware Reset
80000000 — Boot Signature

14c — OS Underflow
148 — OS Overflow
144 — LRS Underflow
140 — LRS Overflow
13c — Memory Fault
138 — Single Step
134 — Breakpoint
130 — FP Round
12c — FP Normalize
128 — FP Overflow
124 — FP Underflow
120 — FP Exponent
11c — Interrupt 7
118 — Interrupt 6
114 — Interrupt 5
110 — Interrupt 4
10c — Interrupt 3
108 — Interrupt 2
104 — Interrupt 1
100 — Interrupt 0

1 — IOP Software Reset

FIG. 4

5/50



1K Page Address

0x...3FF
0x...380

**Boundary Region**
masked addr = 0x380

0x...27F
0x...200

**Middle Region**
masked addr = 0x200

0x...07F
0x...000

**Boundary Region**
masked addr = 0x000

masked addr = addr AND 0x380

*Fig. 5*

## Single Precision

31 30   23 22                              0

└ sign bit   └ hidden bit

## Double Precision

31                                          0

31 30        20 19                          0

└ sign bit        └ hidden bit

*Fig. 6a*

**Branches**

| opcode | opcode | opcode | branch |
|--------|--------|--------|--------|

| opcode | opcode | branch | offset |
|--------|--------|--------|--------|

| opcode | branch | offset | |
|--------|--------|--------|--------|

| branch | offset | | |
|--------|--------|--------|--------|

**Literals**

| | | | push.n | push nibble |
|--|--|--|--------|-------------|

| opcode | opcode | push.b | value | push byte |
|--------|--------|--------|-------|-----------|

| opcode | push.b | opcode | value |
|--------|--------|--------|-------|

| push.b | opcode | opcode | value |
|--------|--------|--------|-------|

| opcode | push.l | opcode | opcode | push long (any position) |
|--------|--------|--------|--------|--------------------------|
| data for first push.l | | | | |
| data for second push.l (if present) | | | | |
| data for third push.l (if present) | | | | |
| data for fourth push.l (if present) | | | | |
| opcode | opcode | opcode | opcode | |

**All Others**

| opcode | opcode | opcode | opcode |
|--------|--------|--------|--------|

FIG. 6

7/50

**Local-Register Stack**

| Mnemonic | Description |
|---|---|
| ls_boundary | boundary area entered |
| ls_unf_trap_en | underflow trap enable |
| ls_unf_exc_sig | underflow exception signal |
| ls_ovf_trap_en | overflow trap enable |
| ls_ovf_exc_sig | overflow exception signal |

**Operand Stack**

| Mnemonic | Description |
|---|---|
| os_boundary | boundary area entered |
| os_unf_trap_en | underflow trap enable |
| os_unf_exc_sig | underflow exception signal |
| os_ovf_trap_en | overflow trap enable |
| os_ovf_exc_sig | overflow exception signal |

136

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

| Mnemonic | Description |
|---|---|
| carry | carry flag |
| power_fail | power fail occurred |
| interrupt_en | global interrupt enable |

**Memory Fault**

| Mnemonic | Description |
|---|---|
| mflt_ex_sig | exception signal |
| mflt_trap_en | trap enable |
| mflt_write | fault was a write |

**Floating Point**

| Mnemonic | Description |
|---|---|
| sticky_bit | rounding sticky bit |
| round_bit | rounding round bit |
| guard_bit | rounding guard bit |
| fp_rnd_exc_sig | round exception signal |
| fp_rnd_trap_en | round trap enable |
| fp_nrm_exc_sig | normalize exception signal |
| fp_nrm_trap_en | normalize trap enable |
| fp_ovf_exc_sig | overflow exception signal |
| fp_ovf_trap_en | overflow trap enable |
| fp_unf_exc_sig | underflow exception signal |
| fp_unf_trap_en | underflow trap enable |
| fp_exp_exc_sig | exponent exception signal |
| fp_exp_trap_en | exponent trap enable |
| fp_round_mode | rounding mode (0=nearest, 1=-infinity, 2=+infinity, 3=zero) |
| fp_precision | precision (0=single, 1=double) |

FIG. 7

FIG. 8



FIG. 9

**Branches**

| opcode | opcode | opcode | branch |
|--------|--------|--------|--------|

| opcode | opcode | branch | offset |
|--------|--------|--------|--------|

| opcode | branch | offset |
|--------|--------|--------|

| branch | offset |
|--------|--------|

**Literals**

| opcode | ld #,gn | opcode | opcode |
|--------|---------|--------|--------|
| data for first ld #,gn | | | |
| data for second ld #,gn (if present) | | | |
| data for third ld #,gn (if present) | | | |
| data for fourth ld #,gn (if present) | | | |
| opcode | opcode | opcode | opcode |

load register
(any position)

**All Others**

| opcode | opcode | opcode | opcode |
|--------|--------|--------|--------|

FIG. 10



FIG. 11

31     16 15     10 9     2 1 0

non-incrementing bits     incrementing bits

1024-byte page boundary detect bits (page end when transfer with bits all ones)

Memory transfer direction (0=memory write, 1=memory read)

Transfer interrupt enable

Used in g8 to g15

FIG. 12



FIG. 13

11/50



FIG. 14



FIG. 15

12/50

## SMB — Single Memory Bank per Memory Group Mode



## MMB — Multiple Memory Bank per Memory Goup Mode



### Notes

1. Located by bits in m.s.g.sm.
2. DRAM—2 bits immediately above the RAS address bits.
   SRAM—2 bits located by m.s.s.b.s in m.i.s.c.c.
3. SRAM and DRAM.
4. DRAM only, field is zero length in SRAM.

5. Excluded from RAS-cycle determination, except for A31 (see note 7).
6. Included in RAS-cycle determination.
7. Optionally included in RAS-cycle determination.
8. If m.s.g.sm is zero, see text.

## FIG. 16



## FIG. 17

13/50



FIG. 18

09/051263

14/50



Note: −DOB rise tracks −OE and −EARLYWE/−LATEWE rise.

FIG. 19

15/50

| Register Size | Addr | Mnemonic | Description |
|---|---|---|---|
| 31    15 13 10  7    0 | | | |
| | 000 | ioin | Bit Input Register |
| | 020 | iop | Interrupt Pending Register |
| | 040 | ious | Interrupt Under Service Register |
| | 060 | ioout | Bit Output Register |
| | 080 | ioie | Interrupt Enable Register |
| | 0a0 | iodmae | DMA Enable Register |
| | 0c0 | vram | VRAM Control Bit Register |
| | 0e0 | misca | Miscellaneous A Register |
| | 100 | miscb | Miscellaneous B Register |
| | 120 | mftaddr | Memory Fault Address Register |
| | 140 | mftdata | Memory Fault Data Register |
| | 160 | msgsm | Memory System Group Select Mask Register |
| | 180 | mgds | Memory Group Device Size Register |
| | 1a0 | miscc | Miscellaneous C Register |
| | 1c0 | mg0ebt | Memory Group 0 Extended Bus Timing Register |
| | 1e0 | mg1ebt | Memory Group 1 Extended Bus Timing Register |
| | 200 | mg2ebt | Memory Group 2 Extended Bus Timing Register |
| | 220 | mg3ebt | Memory Group 3 Extended Bus Timing Register |
| | 240 | mg0casbt | Memory Group 0 CAS Bus Timing Register |
| | 260 | mg1casbt | Memory Group 1 CAS Bus Timing Register |
| | 280 | mg2casbt | Memory Group 2 CAS Bus Timing Register |
| | 2a0 | mg3casbt | Memory Group 3 CAS Bus Timing Register |
| | 2c0 | mg0rasbt | Memory Group 0 RAS Bus Timing Register |
| | 2e0 | mg1rasbt | Memory Group 1 RAS Bus Timing Register |
| | 300 | mg2rasbt | Memory Group 2 RAS Bus Timing Register |
| | 320 | mg3rasbt | Memory Group 3 RAS Bus Timing Register |
| | 340 | io0ebt | I/O Channel 0 Extended Bus Timing Register |
| | 360 | io1ebt | I/O Channel 1 Extended Bus Timing Register |
| | 380 | io2ebt | I/O Channel 2 Extended Bus Timing Register |
| | 3a0 | io3ebt | I/O Channel 3 Extended Bus Timing Register |
| | 3c0 | io4ebt | I/O Channel 4 Extended Bus Timing Register |
| | 3e0 | io5ebt | I/O Channel 5 Extended Bus Timing Register |
| | 400 | io6ebt | I/O Channel 6 Extended Bus Timing Register |
| | 420 | io7ebt | I/O Channel 7 Extended Bus Timing Register |
| | 440 | mara | Memory System Refresh Address Register (WO) |
| | 440 | iopdelay | IOP Delay Register (RO) |
| | 460 | iotta | I/O Device Transfer Types A Register |
| | 480 | iottb | I/O Device Transfer Types B Register |
| | 7a0 | iodmaex | I/O DMA Enable Expiration Register |
| | 7a0 | drivers | Driver Current Register |
| | 7a0 | iopreset | IOP Reset Register |

102

FIG. 20

**000 ioin     Bit Input Register**

| 31 | 8 7 6 5 4 3 2 1 0 |
|---|---|
| Reserved Zeros | |

| Bit Address | Mnemonic | Description |
|---|---|---|
| 07 | io7in_J | I/O bit 7 input |
| 06 | io6in_J | I/O bit 6 input |
| 05 | io5in_J | I/O bit 5 input |
| 04 | io4in_J | I/O bit 4 input |
| 03 | io3in_J | I/O bit 3 input |
| 02 | io2in_J | I/O bit 2 input |
| 01 | io1in_J | I/O bit 1 input |
| 00 | io0in_J | I/O bit 0 input |

FIG. 21

16/50

**20 ioip     Interrupt Pending Register**

| 31 | | 8 7 6 5 4 3 2 1 0 |
|---|---|---|
| Reserved Zeros | | |

| Bit Address | Mnemonic | Description |
|---|---|---|
| 27 | io7ip_I | I/O bit 7 interrupt pending |
| 26 | io6ip_I | I/O bit 6 interrupt pending |
| 25 | io5ip_I | I/O bit 5 interrupt pending |
| 24 | io4ip_I | I/O bit 4 interrupt pending |
| 23 | io3ip_I | I/O bit 3 interrupt pending |
| 22 | io2ip_I | I/O bit 2 interrupt pending |
| 21 | io1ip_I | I/O bit 1 interrupt pending |
| 20 | io0ip_I | I/O bit 0 interrupt pending |

FIG. 22

**40 ioius     Interrupt Under Service Register**

| 31 | | 8 7 6 5 4 3 2 1 0 |
|---|---|---|
| Reserved Zeros | | |

| Bit Address | Mnemonic | Description |
|---|---|---|
| 47 | io7ius_I | I/O bit 7 interrupt under service |
| 46 | io6ius_I | I/O bit 6 interrupt under service |
| 45 | io5ius_I | I/O bit 5 interrupt under service |
| 44 | io4ius_I | I/O bit 4 interrupt under service |
| 43 | io3ius_I | I/O bit 3 interrupt under service |
| 42 | io2ius_I | I/O bit 2 interrupt under service |
| 41 | io1ius_I | I/O bit 1 interrupt under service |
| 40 | io0ius_I | I/O bit 0 interrupt under service |

FIG 23

**60 ioout     Bit Output Register**

| 31 | | 8 7 6 5 4 3 2 1 0 |
|---|---|---|
| Reserved Zeros | | |

| Bit Address | Mnemonic | Description |
|---|---|---|
| 67 | io7out_I | I/O bit 7 output |
| 66 | io6out_I | I/O bit 6 output |
| 65 | io5out_I | I/O bit 5 output |
| 64 | io4out_I | I/O bit 4 output |
| 66 | io3out_I | I/O bit 3 output |
| 62 | io2out_I | I/O bit 2 output |
| 61 | io1out_I | I/O bit 1 output |
| 60 | io0out_I | I/O bit 0 output |

FIG. 24

## 80 iole    Interrupt Enable Register

| Bit Address | Mnemonic | Description |
|---|---|---|
| 87 | io7ie_i | I/O bit 7 interrupt enable |
| 86 | io6ie_i | I/O bit 6 interrupt enable |
| 85 | io5ie_i | I/O bit 5 interrupt enable |
| 84 | io4ie_i | I/O bit 4 interrupt enable |
| 83 | io3ie_i | I/O bit 3 interrupt enable |
| 82 | io2ie_i | I/O bit 2 interrupt enable |
| 81 | io1ie_i | I/O bit 1 interrupt enable |
| 80 | io0ie_i | I/O bit 0 interrupt enable |

FIG. 25

## A0 iodmae    DMA Enable Register

| Bit Address | Mnemonic | Description |
|---|---|---|
| A7 | io7dmae_i | I/O bit 7 DMA enable |
| A6 | io6dmae_i | I/O bit 6 DMA enable |
| A5 | io5dmae_i | I/O bit 5 DMA enable |
| A4 | io4dmae_i | I/O bit 4 DMA enable |
| A3 | io3dmae_i | I/O bit 3 DMA enable |
| A2 | io2dmae_i | I/O bit 2 DMA enable |
| A1 | io1dmae_i | I/O bit 1 DMA enable |
| A0 | io0dmae_i | I/O bit 0 DMA enable |

FIG. 26

## C0 vram    VRAM Control Bit Register

| Mnemonic | Description |
|---|---|
| msvgrp | memory system VRAM group |
| dsfvcas | state of $\overline{DSF}$ at VRAM $\overline{CAS}$ fall |
| dsfvras | state of $\overline{DSF}$ at next VRAM $\overline{RAS}$ fall |
| casbvras | $\overline{CAS}$ fall before $\overline{RAS}$ next VRAM RAS |
| wevras | $\overline{LWE}$ low at next VRAM $\overline{RAS}$ fall |
| oevras | $\overline{OE}$ low at next VRAM $\overline{RAS}$ fall |

FIG. 27

18/51

## E0 misca    Miscellaneous A Register

| Mnemonic | Description |
|----------|-------------|
| mg3rd | memory group 3 refresh disable |
| mg2rd | memory group 2 refresh disable |
| mg1rd | memory group 1 refresh disable |
| mg0rd | memory group 0 refresh disable |
| msras31d | memory system don't force RAS cycle if A31 = 1 |
| mshacd | memory system high address compare disable |
| msrtg | memory system refresh timing group |

**FIG. 28**

## 100 miscb    Miscellaneous B Register

| Mnemonic | Description |
|----------|-------------|
| mmb | multiple memory bank |
| fdmap | fixed DMA priorities |
| pkgio | package has I/O pins |
| oed | OE disable |
| mg3bw | memory group 3 byte wide |
| mg2bw | memory group 2 byte wide |
| mg1bw | memory group 1 byte wide |
| mg0bw | memory group 0 byte wide |

**FIG. 29**

## 120 mfltaddr    Memory Fault Address Register

Memory Fault Address

Register is read-only. Reading mfltaddr after a memory fault releases the data lock on mfltaddr and mfltdata, allowing data to flow into the registers.

**FIG. 30**

## 140 mfltdata    Memory Fault Data Register

```
31                                                                          0
┌──────────────────────────────────────────────────────────────────────────┐
│                          Memory Fault Data                                 │
└──────────────────────────────────────────────────────────────────────────┘
```

Register is read-only. Reading `mfltaddr` after a memory fault releases the data lock on `mfltaddr` and `mfltdata`, allowing data to flow into the registers.

**FIG. 31**

## 160 msgsm    Memory System Group Select Mask Register

```
31                                     16 15                                 0
┌───────────────────────────────────────┬────────────────────────────────────┐
│            Reserved Zeros              │   Memory System Group-Select Mask  │
└───────────────────────────────────────┴────────────────────────────────────┘
```

Contains zero, one, or two adjacent bits to determine which, if any, of the upper 16 address bits will be decoded to select memory groups.

**FIG. 32**

## 180 mgds    Memory Group Device Size Register

```
31                              16 15    12 11     8 7      4 3       0
┌──────────────────────────────────┬───────┬───────┬───────┬───────┐
│          Reserved Zeros          │       │       │       │       │
└──────────────────────────────────┴───────┴───────┴───────┴───────┘
```

| Mnemonic | Description |
|----------|-------------|
| mg3ds | memory group 3 device size |
| mg2ds | memory group 2 device size |
| mg1ds | memory group 1 device size |
| mg0ds | memory group 0 device size |

Device Sizes

| | | | | | | | |
|------|------------|------|-----------------|------|------------------|------|------------------|
| 0x00 | 64K DRAM | 0x04 | 1M DRAM | 0x08 | 8M DRAM | 0x0c | 64M DRAM (asym) |
| 0x01 | 128K DRAM | 0x05 | 2M DRAM | 0x09 | 16M DRAM (asym) | 0x0d | 64M DRAM |
| 0x02 | 256K DRAM | 0x06 | 4M DRAM (asym) | 0x0a | 16M DRAM | 0x0e | 128M DRAM |
| 0x03 | 512K DRAM | 0x07 | 4M DRAM | 0x0b | 32M DRAM | 0x0f | SRAM |

**FIG. 33**

**1A0 misco    Miscellaneous C Register**

31                                                                8  7  6  5  4  3        0

| Reserved Zeros |
|---|

| Mnemonic | Description |
|---|---|
| pkgmflt | package has memory fault pin |
| mspwe | memory system posted-write enable |
| msexvhacr | memory system exclude VRAM from high address compare RAS cycles |
| msexa31hac | memory system exclude A31 from high address compare |
| mssbs | memory system SRAM bank select offset from A14 (A12 for byte mode) to the two bits for SRAM bank select (0-9 valid, 0xa-0xf invalid) |

FIG. 34

**mgXebt   Memory Group 0-3 Extended Bus Timing Registers**

1C0 mg0ebt    1E0 mg1ebt    200 mg2ebt    220 mg3ebt

31                                      11 10        6  5        2  1  0

| Reserved Zeros |
|---|

| Mnemonic | Description |
|---|---|
| mgebtsum | memory group extended bus timing sum (0, 1, 2, ..., 31) 2X-clocks |
| mgebtdobe | memory group extended bus timing $\overline{DOB}$ expansion (0, 1, 2, ..., 15) 2X-clocks |
| mgebtcase | memory group extended bus timing $\overline{CAS}$ extension (0, 1, 2, 4) 2X-clocks |

FIG. 35

21/50

## mgXcasbt   Memory Group 0-3 CAS Bus Timing Registers

240 mg0casbt     260 mg1casbt     280 mg2casbt     2A0 mg3casbt

31           16 15   13 12    9 8      4 3 2 1 0

Reserved Zeros

| Mnemonic | Description |
|---|---|
| mgbtcas | memory group bus timing CAS low start (1, 2, 3, ..., 8) 4X-clock cycles |
| mgbtdob | memory group bus timing DOB low start (1, 2, 3, ..., 16) 4X-clock cycles |
| mgbtcast | memory group bus timing CAS cycle total (1, 2, 3, ..., 32) 2X-clock cycles |
| mgbtlwea | memory group bus timing late fall LWE active (0=active at cycle start, 1=active at CAS low) |
| mgbtlwea | memory group bus timing LWE active, delay by one 4X-clock cycle |
| mgbteoe | memory group bus timing early rise OE by one 4X-clock cycle |
| mgbtewe | memory group bus timing early rise write enables by one 4X-clock cycle |

F/G. 36

## mgXrasbt   Memory Group 0-3 RAS Bus Timing Registers

2C0 mg0rasbt     2E0 mg1rasbt     300 mg2rasbt     320 mg3rasbt

31           13    9 8    5 4     1 0

Reserved Zeros

| Mnemonic | Description |
|---|---|
| mgbtrast | memory group bus timing RAS prefx cycle total + 1 (0, 1, 2, ..., 31) 2X-clock cycles |
| mgbtras | memory group bus timing RAS low start (1, 2, 3, ..., 16) 2X-clock cycles |
| mgbtrhld | memory group bus timing row address hold (0, 1, 2, ..., 15) 2X-clock cycles |
| mgbteras | memory group bus timing early RAS low by one 4X-clock cycle |

F/G. 37

22/50

## IoXebt — I/O Channel 0-7 Extended Bus Timing Registers

| 340 Io0ebt | 360 Io1ebt | 380 Io2ebt | 3A0 Io3ebt |
| 3C0 Io4ebt | 3E0 Io5ebt | 400 Io6ebt | 420 Io7ebt |

| 31 | 11 10 | 6 5 | 2 1 0 |
|---|---|---|---|
| Reserved Zeros | | | |

| Mnemonic | Description |
|---|---|
| ioebtsum | I/O channel extended bus timing sum (0, 1, 2, ..., 31 2X-clock cycles) |
| ioebtdobe | I/O channel extended bus timing -DOB expansion (0, 1, 2, ..., 15 2X-clock cycles) |
| ioebtcase | I/O channel extended bus timing -CAS extension (0, 1, 2, 4 2X-clock cycles) |

FIG. 38

## 440 msra — Memory System Refresh Address

WRITE ONLY

| 31 30 | 22 21 | 16 15 | 2 1 0 |
|---|---|---|---|
| Reserved | | | 0 0 |

| Mnemonic | Description |
|---|---|
| msrra | memory system RAS refresh addr on AD[24:11] |
| msrha | memory system refresh high address on AD[30:25] |
| msra31 | memory system refresh address on AD31 |

FIG. 39

## 440 Iopdelay — IOP Delay Counter Register

READ ONLY

| 31 | 0 |
|---|---|
| IOP Delay Counter | |

FIG. 40

23/50

**460 iodtta    I/O Device Transfer Types A Register**

| 31 | | 8 7 6 5 4 3 2 1 0 |
|---|---|---|
| Reserved Zeros | | |

| | | Mnemonic | Description |
|---|---|---|---|
| | Device Transfer Types | io3dtt | DMA channel 3 device transfer type |
| 0 | four-byte bye-transfer | io2dtt | DMA channel 2 device transfer type |
| 1 | one-byte byte-transfer | io1dtt | DMA channel 1 device transfer type |
| 2 | one-cell cell-transfer | io0dtt | DMA channel 0 device transfer type |
| 3 | illegal | | |

FIG. 41

**480 iodttb    I/O Device Transfer Types B Register**

| 31 | | 8 7 6 5 4 3 2 1 0 |
|---|---|---|
| Reserved Zeros | | |

| | | Mnemonic | Description |
|---|---|---|---|
| | Device Transfer Types | io7dtt | DMA channel 7 device transfer type |
| 0 | four-byte bye-transfer | io6dtt | DMA channel 6 device transfer type |
| 1 | one-byte byte-transfer | io5dtt | DMA channel 5 device transfer type |
| 2 | one-cell cell-transfer | io4dtt | DMA channel 4 device transfer type |
| 3 | illegal | | |

FIG. 42

**Reserved Register Addresses**

4A0-780

FIG. 43

24/50

## 7A0 iodmaex   DMA Enable Expiration Register

| Mnemonic | Description |
|---|---|
| io7dmaex | I/O bit 7 DMA enable expiration |
| io6dmaex | I/O bit 6 DMA enable expiration |
| io5dmaex | I/O bit 5 DMA enable expiration |
| io4dmaex | I/O bit 4 DMA enable expiration |
| io3dmaex | I/O bit 3 DMA enable expiration |
| io2dmaex | I/O bit 2 DMA enable expiration |
| io1dmaex | I/O bit 1 DMA enable expiration |
| io0dmaex | I/O bit 0 DMA enable expiration |

FIG 44

## 7C0 drivers   Driver Current Register

| Mnemonic | Description |
|---|---|
| outdrv | bit output pin drive |
| rasbcasbdrv | $\overline{RAS}$, $\overline{CAS}$ pin drive |
| ctrlbdrv | control B pin drive ($RAS$, $\overline{DOB}$, $DSF$) |
| banladrv | $\overline{MGSx}/\overline{RASx}$, $\overline{CASx}$ pin drive |
| ctrladrv | control A pin drive ($\overline{OE}$, $\overline{EWE}$, $\overline{LWE}$, $CAS$) |
| addrv | AD pin drive |

| 3-Bit Field | | 2-Bit Field | | Where n = | |
|---|---|---|---|---|---|
| 00n | 1 of 3 drivers | 0n | 1 of 3 drivers | 0 | 1 of 2 pre-drivers |
| 01n | 2 of 3 drivers | 1n | 3 of 3 drivers | 1 | 2 of 2 pre-drivers |
| 11n | 3 of 3 drivers | | | | |

FIG. 45

## 7E0 iopreset   IOP Reset Register

write    reset IOP on any write
read     0xffffffff while waiting to reset, zero otherwise

FIG. 46

26/50



FIG 46a

FIG. 47



† Presence of RAS inactive period depends on system conditions.

26/50



† Presence of RAS inactive period depends on system conditions.

FIG 48

† Presence of RAS inactive period depends on system conditions.

FIG. 49

28/50



† Presence of RAS inactive period depends on system conditions.

FIG. 50

29/50



FIG. 51

30/51



FIG. 52

† Presence of RAS inactive period depends on system conditions.

F16. 53

32/50



FIG. 54

33/50



FIG. 55

34/50



FIG. 56

35/50



FIG. 57

36/50



FIG. 58

Fig. 59

FIG. 60

39/50



FIG. 61

40/50



† Presence of RAS inactive period depends on system conditions.

FIG. 62

41/50



FIG. 63

42/50

FIG. 64

43/50

FiG. 65

44/50



FIG. 66



FIG. 69

45/50



FIG. 67

FIG. 68

FIG. 70

FIG. 71

48/50



FIG. 72

49/50



FIG. 73



FIG. 74



FIG. 75

50/50



FIG. 76